By Topic

Register insertion bus architecture for fibre optic local area networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. M. Ott ; Dept. of Electr. Eng., Colorado State Univ., Fort Collins, CO, USA ; A. P. Jayasumana

A protocol for fibre optic local area networks, the register insertion bus (RIB), is proposed. RIB uses a folded-bus topology with an access scheme which includes the existence of two buffers in each station to hold packets that would conflict. Simulations have shown the access scheme to efficiently utilise the network with a minimum of overhead. RIB implements a fair access scheme at normal network loads but at high loads a priority scheme is implemented. An enhancement technique is discussed that will implement a fair access scheme by altering the time between transmissions based on the measured network load.

Published in:

Electronics Letters  (Volume:26 ,  Issue: 23 )