By Topic

Stress Effects on Self-Aligned Silicon Nanowire Junctionless Field-Effect Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Huang, C.J. ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Yang, C.H. ; Hsueh, C.Y. ; Lee, J.H.
more authors

The heavily doped n-type silicon nanowire (SiNW) junctionless field-effect transistors (JLFETs) are fabricated using the self-aligned process to control the position and direction of SiNWs. Aligned SiNWs are grown across the prepatterned source and drain under the assistance of the externally applied electric field, which facilitates the subsequent device fabrication. The JLFET exhibits an electron mobility of ~90 cm2/V·s, an on/off ratio of ~107, and a subthreshold slope of ~100 mV/dec. Furthermore, the current variation under stress is investigated. It is shown that stress-induced current change reaches maximum when the JLFET is operated in pinchoff condition. Finally, improvement of off current by 98% and subthreshold swing by 15% using compressive stress of 100 MPa in the n-type JLFET is achieved.

Published in:

Electron Device Letters, IEEE  (Volume:32 ,  Issue: 9 )