By Topic

Design and Implementation of LDPC Codec for Aircraft Control and Simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jinqing Qi ; Sch. of Inf. & Commun. Eng., Dalian Univ. of Technol., Dalian, China ; Jingbin Zhang ; Xiaohong Ma ; Yi Sun
more authors

The system is based on the platform of Altera DE2 SOPC and RS232 interface using a wireless channel environment. NIOS_II processor and FPGA hardware co-design methodology is adopted. The soft-core processor asks for a request to send codec allocation and other operations and FPGA is responsible for the major hardware codec. The LDPC codec system can achieve a two-way communication with flexible configuration, which is particularly suitable for satellite communications.

Published in:

Information Science and Engineering (ISISE), 2010 International Symposium on

Date of Conference:

24-26 Dec. 2010