By Topic

A model driven approach for design and development of a safety critical system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
G. R. Nisha ; QDTE/VSSC/ISRO Trivandrum, INDIA 695022

Faults in safety critical systems are the important elements to be avoided. To avoid these errors or faults, Fault Tolerant (FT) systems are evolved. But still, some more hidden design faults are not weeded out before realization by traditional and life cycle tests and analysis. In this paper, an approach has been described to find out these types of faults by simulating system architecture with modeling and simulation. By this model based methods, one can enable early verification of the system and quickly find errors or faults and deal with it. This is a very attractive approach, since the systems are critical systems, in which a pre condition that applies to those systems to evaluate or analyze. By doing so, one can test and analyze their system even before hardware as well as software realization. Also, nowadays, the cost of developing a critical system increases exponentially when system design errors are found after the implementation or integration of the system. In this paper, a model driven approach is described for design and development of a safety critical system. The stated approach is described along with functional description of electrical system architecture and the concept of modeling. Self-Checking-Pair (SCP) based computer architecture with high speed communication bus interface is modeled and the performance is evaluated before its hardware and software realization.

Published in:

Electronics Computer Technology (ICECT), 2011 3rd International Conference on  (Volume:4 )

Date of Conference:

8-10 April 2011