By Topic

Design and simulation of five level cascaded inverter using multilevel sinusoidal pulse width modulation strategies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Manimala, V. ; EEE Dept., Mepco Schlenk Eng. Coll., Sivakasi, India ; Geetha, N. ; Renuga, P.

Paper proposes design and simulation of single phase cascaded five level inverter. The inverter can produce five different output voltage levels across the load. The multilevel sinusoidal pulse width modulation switching strategy was used and THD value for every scheme was analyzed. The main advantage of this technique is the ability to reduce harmonics. MATLAB/SIMULINK software was used for simulation and verification of the proposed circuit for implementing FPGA based five level cascaded inverter. The proposed circuit produces high output voltage without use of transformers and lower electromagnetic interference.

Published in:

Electronics Computer Technology (ICECT), 2011 3rd International Conference on  (Volume:2 )

Date of Conference:

8-10 April 2011