A dynamic timing delay for accurate gate-level circuit simulation | IEEE Conference Publication | IEEE Xplore