By Topic

A Comparative Study of Loop Filter Alternatives in Second-Order High-Pass \Delta \Sigma Modulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Khushk, H.A. ; Dept. of Commun. & Electron., Telecom-Telecom ParisTech, Paris, France ; Loumeau, P. ; Van Tam Nguyen

High-pass (HP) delta-sigma (ΔΣ) modulators possess the qualities of high immunity to low-frequency noise and direct digitisation at intermediate frequency (IF) stage,. This paper presents three loop-filter alternatives for second-order HP ΔΣ modulator and performs a comparative analysis. The two of the three architectures have already been utilized for low-pass (LP) modulators while the third one has not been explored before. This particular topology mitigates the shortcomings of the other two modulator architectures. It is a mixture of feedforward and feedback structures and hence takes advantages of both of them. The topology is less sensitive to the nonlinearities of the operational transconductance amplifiers (OTAs) and hence has low distortion. The output swing requirements of the OTA are minimized as they just process the quantization noise. This way the design of the OTA is fairly relaxed with reduced power consumption. The analog adder before the quantizer is also simplified as there are just two branches to add in contrast to three branches for pure feedforward topologies. This makes the modulator more robust against comparator offset, hysteresis and metastability. Hence this adder can be implemented passively without increasing the design requirements on comparator enormously.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:58 ,  Issue: 11 )