By Topic

Temperature-dependent scalable large signal CMOS device model developed for millimeter-wave power amplifier design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mallavarpu, N. ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Dawn, D. ; Laskar, J.

As the gate length of CMOS processes has become smaller and the device fT has increased, applications such as CMOS power amplifiers in the millimeter-wave region have become feasible and practical. This paper describes the development of an empirical large-signal model for sub-100 nm CMOS transistors and demonstrates its successful use in the design of a 4-stage 60 GHz CMOS power amplifier with measured performance of 20 dB gain, +10.3 dBm P1dB, 13.5 dBm Psat and 13% PAE. A novel drain-source current formulation is used, accurately modeling both strong-inversion and sub- threshold characteristics of short-channel, 90 nm CMOS transistors. Further model enhancement is obtained through optimization for millimeter-wave applications using an optimized parasitic extraction process as well as the incorporation of size scalability and temperature dependency, making this modeling approach highly robust.

Published in:

Radio Frequency Integrated Circuits Symposium (RFIC), 2011 IEEE

Date of Conference:

5-7 June 2011