Referenced Items are not available for this document.
A W-band current combined power amplifier with 14.8dBm P
We present a 101-117GHz power amplifier (PA) using two way current power combiner in 65nm bulk CMOS. It delivers up to 14.8dBm saturated output power with over 14dB power gain and better than 9.4% power added efficiency (PAE), which also achieves better than 11.6dBm output P1dB. The PA features three stage transformer coupled differential architecture with integrated input and output baluns. To ensure the stability and improve efficiency, the PA first two stages adopt cascode structure and the last stage utilizes common source structure. A current power combiner is employed to combine the power from two separate PAs. The entire PA core occupies 0.106 mm2 chip area and dissipates about 200mW.
Published in:
Radio Frequency Integrated Circuits Symposium (RFIC), 2011 IEEE
Date of Conference: 5-7 June 2011
- Page(s):
- 1 - 4
- ISSN :
- 1529-2517
- E-ISBN :
- 978-1-4244-8291-7
- Print ISBN:
- 978-1-4244-8293-1
- INSPEC Accession Number:
- 12094898
- Conference Location :
- Baltimore, MD
- Digital Object Identifier :
- 10.1109/RFIC.2011.5940619
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
