By Topic

A 100GHz phase-locked loop in 0.13µm SiGe BiCMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shinwon Kang ; Berkeley Wireless Res. Center, Univ. of California at Berkeley, Berkeley, CA, USA ; Jun-Chau Chien ; Niknejad, A.M.

A fully integrated 100GHz phase-locked loop (PLL) is demonstrated in 0.13μm SiGe BiCMOS process. The PLL employs a fundamental-frequency differential Colpitts voltage-controlled oscillator (VCO) with 8.3% tuning range, which achieves a phase noise of -124.5dBc/Hz at 10MHz offset, and a single-ended output power of 3dBm. The FoM of this VCO is the best among 90-100GHz VCOs. A Miller divider, operating from 50GHz up to 130GHz, is designed and the Gilbert-mixer phase detector is used to attenuate reference spurs. The total lock range of the PLL is from 92.7 to 100.2GHz, the phase noise is -102dBc/Hz at 1MHz offset, and reference spurs are not observable. The PLL dissipates 570mW and occupies 1.21mm2.

Published in:

Radio Frequency Integrated Circuits Symposium (RFIC), 2011 IEEE

Date of Conference:

5-7 June 2011