By Topic

Fast externally asynchronous-internally clocked systems: implementation and analysis of a new genre of self-timed circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bell, J.L. ; Dept. of Electr. Eng. & Comput. Sci., Washington State Univ., Pullman, WA, USA ; Tinderr, R.F. ; Manwaring, M.L.

Defying the timing defects and limitations imposed on traditional asynchronous circuits, the externally asynchronous internally clocked (EAIC) system provides the digital designer with a new tool for constructing self-timed circuits. Based on revolutionary memory unit, the EAIC architecture lends itself nicely to sequential design, where a typical EAIC system may require less power, use less hardware, and operate at much greater speeds than comparable synchronous designs. This paper describes the analysis of several circuits and culminates with a comparison of EAIC systems versus synchronous designs

Published in:

Circuits and Systems, 1996., IEEE 39th Midwest symposium on  (Volume:1 )

Date of Conference:

18-21 Aug 1996