By Topic

Spatial- and temporal-reliability aware design for nano-scale VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Md. Sajjad Rahaman ; Department of ECE, University of Illinois at Chicago, 60607, USA ; Qing Duan ; Masud H Chowdhury

This paper analyzes two of the most significant circuit reliability degradation phenomena in current CMOS technology, namely, temporal Negative Bias Temperature Instability (NBTI) for PMOS transistors and spatial Random Dopant Fluctuation (RDF) for both NMOS and PMOS nano-scale transistors. Among many models, Reaction-Diffusion model used for analyzing NBTI and width dependant model proposed for RDF simulations can currently get closest results to real cases. However, in most of the previous work, the causes and effects of NBTI and RDF were investigated individually. In this paper, we try to exploit how they act together to influence threshold voltage (Fth) and, hence, circuit performance. The simulation result shows that if a PMOS transistor suffers from severe RDF effect, NBTI effect inflicts more damage to it in terms of device performance. At the end, some possible methods of weakening the negative effects of NBTI and RDF are proposed and evaluated.

Published in:

2011 IEEE International Symposium of Circuits and Systems (ISCAS)

Date of Conference:

15-18 May 2011