By Topic

Low complexity baseband transceiver design for narrow band power line communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yin-Tsung Hwang ; Dept. of Electr. Eng., Nat. Chung Hsing Univ., Taichung, Taiwan ; Feng-Ming Chang ; Shin-Wen Chen

A low complexity baseband transceiver design for power line communication is presented. The proposed baseband transceiver adopts an M-ary Bi-Orthogonal Keying (MBOK) based Direct-Sequence Spread Spectrum (DSSS) modulation scheme. The front end signal is further modulated by a FSK scheme to combat serious channel impairments in power line network. No A/D or D/A converters are required and a simple dual-phase sampling technique is employed for timing recovery. Occupying a bandwidth of 400 kHz, the design has a 200 kHz chip rate and is capable of supporting a reliable 100 kbps data rate. The BER can be lower than 10-3 when the SNR value reaches 20dB. The FPGA implementation results indicate the baseband kernel design consumes less than 3,000 logic gates and features a low circuit complexity and protocol robust solution.

Published in:

Circuits and Systems (ISCAS), 2011 IEEE International Symposium on

Date of Conference:

15-18 May 2011