By Topic

Rapid prototyping of the Goertzel algorithm for hardware acceleration of exon prediction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Voyer, M. ; Dept. of Appl. Sci., Univ. du Quebec a Chicoutimi, Chicoutimi, QC, Canada ; Rivard, S.-R. ; Morin, L. ; Hung Tien Bui

This paper presents a novel hardware architecture for the Goertzel algorithm used in exon prediction. It also describes the rapid-prototyping methodology for the implementation of this system. The approach used in this work relies on a top-down philosophy which starts from a MATLAB model and ends in a hardware implementation on FPGA. The design was implemented on a PCI FPGA board installed in the PC. The algorithm was implemented in C++ and with Novakod Studio using the parallel synchronous C (psC) language. With this development environment, the design and implementation time of the FPGA module was greatly reduced. The resulting program successfully identified coding regions in DNA sequences.

Published in:

Circuits and Systems (ISCAS), 2011 IEEE International Symposium on

Date of Conference:

15-18 May 2011