By Topic

A quiescent power-aware low-voltage output capacitorless low dropout regulator for SoC applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chong, S.S. ; Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, Singapore ; Chan, P.K.

This paper presents a new low-voltage output capacitorless low dropout (LDO) voltage regulator for System-on-Chip (SoC) applications. A low-impedance loading network is introduced at the output of LDO to achieve full range stability from 0 to 100 mA load current at a 100 pF parasitic capacitance load. No minimum output load current is needed whereas the quiescent current is made low. Thus, it improves the efficiency for light load currents. The proposed LDO has been validated using BSIM3 models and GLOBALFOUNDRIES 0.18-μm CMOS process. The simulation results have shown that the LDO consumes only 14 μA at 0 load current, regulating the output at 1 V from a minimum 1.2 V supply, with a dropout of 200 mV at the maximum load current of 100 mA. The worst case full-load transient response is about 3.96 μs.

Published in:

Circuits and Systems (ISCAS), 2011 IEEE International Symposium on

Date of Conference:

15-18 May 2011