By Topic

Cost-performance analysis of FPGA, VLSI and WSI implementations of a RAM-based neural network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Morgan, P. ; Eng. R&D Centre, Hertfordshire Univ., Hatfield, UK ; Ferguson, A. ; Bolouri, H.

The paper analyses the hardware implementation of a probabilistic RAM based neural network architecture, named HyperNet in terms of system training speed, size, and component cost. All the systems presented include on-board reinforcement training logic and the necessary control and interface circuitry. Circuit area, gate count, and speed figures are extrapolated from a 10,240 neuron custom VLSI based system constructed at the University of Hertfordshire in 1993. Varying degrees of parallelism, and three implementation technologies are considered. A palm-sized system with a single Xilinx 4025 FPGA serial processor can deliver approximately 800 times the performance of a Sun SPARCstation 10 at a cost of less than £1000. A double Eurocard sized custom VLSI based fully parallel system costs of the order of £10K and offers over five orders of magnitude training speed improvement over a Sun SPARCstation 10

Published in:

Microelectronics for Neural Networks and Fuzzy Systems, 1994., Proceedings of the Fourth International Conference on

Date of Conference:

26-28 Sep 1994