Cart (Loading....) | Create Account
Close category search window
 

ZONA — An adaptable NoC-based multiprocessor addressed to education on system-on-chip design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Silva, I.S. ; Dept. of Inf. & Stat., Fed. Univ. of Piaui, Teresina, Brazil ; Fernandes, S.R. ; Casillo, L.A.

The design of multiprocessor system-on-chip (MP-SoC), especially NoC-based system-on-chip is a relatively new issue not yet adequately addressed in undergraduate curricula and textbooks. In this paper we propose a didactic architecture for a NoC-based multiprocessor system-on-chip using a Reconfigurable Instruction Set Processor (RISP) as homogeneous processing element. A simple assembly language was designed and an assembler tool was written aiming to make simpler the development of MP-SoC applications. All the components were designed in VHDL and prototyped using Altera DE2 board.

Published in:

Microelectronic Systems Education (MSE), 2011 IEEE International Conference on

Date of Conference:

5-6 June 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.