By Topic

Influence of Inversion Layer on Tunneling Field-Effect Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Woojun Lee ; Dept. of Electron. Eng., Sogang Univ., Seoul, South Korea ; WooYoung Choi

The influence of inversion layer on tunneling field-effect transistors (TFETs) has been investigated. Simulation results show that drain current (ID) saturation is related to inversion layer formation. Surface channel potential (Ψ) pinning due to the inversion layer formation makes ID less sensitive to the gate voltage. Also, it has been shown that most of inversion carriers of TFETs are thermally injected from the drain. Inversion carriers supplied from the source by band-to-band tunneling are negligible.

Published in:

Electron Device Letters, IEEE  (Volume:32 ,  Issue: 9 )