By Topic

A Storage-Based Carry Randomization Technique for Spurs Reduction in Flying-Adder Frequency Synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liming Xiu ; Novatek, Provo, UT, USA ; Ming Lin ; Hong Jiang

Flying-adder architecture is an emerging on-chip frequency synthesis technology. Its theoretical foundation is the time-average-frequency concept introduced in 2008. During the past decade, the flying-adder technique has been successfully used in numerous commercial products. However, when fractional control word is used, its clock spectrum contains spurious tones due to the periodic carries generated from the fractional accumulation. In this brief, a storage-based technique is introduced to randomize the carries so that the discrete spurs can be converted into noise.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:58 ,  Issue: 6 )