Referenced Items are not available for this document.
A new parallel architecture for arithmetic coding is presented in this paper. By dividing the input symbols into a number of groups and processing them in parallel, significant speed-up can be achieved in comparison with existing architectures. The advantages of this parallel architecture are its easier expandability, higher speed, and smaller latency. The parallel arithmetic coder has also been implemented on VLSI using the VHDL technique. The resultant chip layout has a size of 4993×6503 μm2
Published in:
Circuits and Systems, 1996., IEEE 39th Midwest symposium on
(Volume:3
)
Date of Conference: 18-21 Aug 1996
- Page(s):
- 1309 - 1312 vol.3
- Meeting Date :
- 18 Aug 1996-21 Aug 1996
- Print ISBN:
- 0-7803-3636-4
- INSPEC Accession Number:
- 5615171
- Conference Location :
- Ames, IA
- Digital Object Identifier :
- 10.1109/MWSCAS.1996.593169
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
