By Topic

Two-Stage Degradation of p-Channel Poly-Si Thin-Film Transistors Under Dynamic Negative Bias Temperature Stress

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jie Zhou ; Dept. of Microelectron., Soochow Univ., Suzhou, China ; Mingxiang Wang ; Man Wong

Degradation of p-channel poly-Si thin-film transistors under dynamic negative bias temperature (NBT) stress has been studied. A two-stage degradation behavior is observed under the dynamic NBT stress. Device threshold voltage (Vth) shifts toward positive values in the first stage to more negative values in the second stage. The capacitance-voltage characteristic indicates a negative-charge generation in the gate oxide during the dynamic NBT stress, which is responsible for the positive Vth shift, while the well-known dc NBT instability effect causes the negative Vth shift. The dynamic effect is more significant under dynamic NBT stress with shorter pulse falling time and/or higher pulse amplitude. A degradation mechanism is proposed to explain the negative-charge generation under the dynamic NBT stress.

Published in:

Electron Devices, IEEE Transactions on  (Volume:58 ,  Issue: 9 )