By Topic

A simple and fast scheduler for input queued ATM switches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Hyojeong Song ; Dept. of Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea ; Jacob, L. ; Hyun-Gon Kim ; Boseob Kwon
more authors

Many `output scheduling' algorithms have been proposed for improving the performance of input-queued asynchronous transfer mode (ATM) switches, whereby cells from different random-access input queues destined for the same output can be scheduled for non-conflicting transmissions. An optimal output scheduling algorithm, with full coordination of transmission to all outputs, can approach the performance of output queueing. Because of the complexity of such an optimal scheduler, the output schedulers proposed in the literature are without such coordination. We propose a simple way to incorporate such a full coordination in output scheduling with very simple hardware. The throughput of the input queuing switch thus approaches that of the output queueing switch, without speed-up, input/ouput grouping or complicated hardware. To make the output scheduling algorithm fast enough, we incorporate parallelism and pipelining. We perform a detailed simulation study of the performance of the input queueing switch with the proposed scheduling algorithm

Published in:

High Performance Computing on the Information Superhighway, 1997. HPC Asia '97

Date of Conference:

28 Apr-2 May 1997