By Topic

Reliability of Cu pillar on substrate interconnects in high performance flip chip packages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Katkar, R. ; Tessera, Inc., San Jose, CA, USA ; Huynh, M. ; Mirkarimi, L.

In this work, we compare the reliability performance of Cu pillar-on-substrate interconnects against Cu pillar-on-die and conventional thin-Cu-UBM with solder-on-substrate-pad (SOP) interconnects within fine pitch Pb-free flip chip packages. Our ongoing results indicate a superior electromigration (EM) lifetime for pillar-on-substrate structures compared to thin-Cu-UBM interconnects. While the primary failure mechanism, the formation of voids and the depletion of the UBM in the cathode bumps, remains similar in both the interconnect structures, severe damage to the substrate side is observed only within the SOP structures. Moreover, the pillar-on-substrate interconnects show enhanced temperature cycling performance compared to pillar-on-die interconnects with 50% performance improvement at 1% failure rate.

Published in:

Electronic Components and Technology Conference (ECTC), 2011 IEEE 61st

Date of Conference:

May 31 2011-June 3 2011