By Topic

Low cost VLSI discrete wavelet transform and FIR filters architectures for very high-speed signal and image processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Mountassar Maamoun ; Department of Electronics, University of Blida, Blida, Algeria ; Rafik Bradai ; Abdelhamid Meraghni ; Rachid Beguenane

This paper presents new VLSI architectures for finite impulse response (FIR) filters and discrete wavelet transform, intended for very high-speed signal and image processing. The proposed architectures, based on combining pipeline and parallel arithmetic methods, provide a new and very fast convolution approach with a reduced critical path. The key to this is a clever use of D-latches and multipliers which are efficiently distributed. Furthermore, an advanced discrete wavelet transform (DWT) approach, with an area-efficient architecture, is designed to produce one output in every clock cycle. As a result, a very high-speed is attained. The proposed structure can increase the work frequency (85%) at a low cost of additional hardware elements (55%). The systems are verified, using JPEG2000 coefficients filters, on Xilinx Field Programmable Gate Array (FPGA) devices.

Published in:

Cybernetic Intelligent Systems (CIS), 2010 IEEE 9th International Conference on

Date of Conference:

1-2 Sept. 2010