By Topic

Evaluation of hFE fluctuation of high-performance IDP emitter transistors by using test structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Y. Tamaki ; Device Dev. Center, Hitachi Ltd., Tokyo, Japan ; T. Hashimoto ; K. Watanabe ; T. Shiba

Current gain (hFE) fluctuation of in-situ phosphorus doped polysilicon (IDP) emitter transistors has been analyzed using a new test structure. From the electrical data, it has been revealed that there are some transistors with low hFE at random distribution in a wafer and also in a chip. Further experiments and TEM analysis show the phenomenon is mainly due to the interfacial condition between emitter poly-Si and mono-Si

Published in:

Microelectronic Test Structures, 1997. ICMTS 1997. Proceedings. IEEE International Conference on

Date of Conference:

17-20 Mar 1997