Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at onlinesupport@ieee.org. We apologize for any inconvenience.
By Topic

Overview of automatic defect classification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bennett, M.H. ; SEMATECH, Austin, TX, USA ; Tobin, Kenneth W. ; Gleason, S.S.

Summary form only given. It's no secret that ever-shrinking circuitry challenges all facets of integrated circuit (IC) processing. Lithography, clean-up, thin film, metallization, metrology, and inspection are all being pushed to accommodate smaller and smaller geometries. The same is true for particles, defects and microcontamination. As device sizes shrink, so does the size of particles or defects that cause chip failure and yield loss. Early particle detection and quick analysis are crucial to successful device fabrication. Unpatterned and patterned wafer defect detection is commonplace, and is accomplished at rapid speed and good sensitivity. However, the manual inspection, review and analysis of defects is a slow, labor intensive step that can be a critical bottleneck in the IC process. Automatic defect classification (ADC) is needed to improve inspection throughput and data integrity. ADC can provide enormous benefits; faster inspection/review, increased throughput, larger sample size, greater classification accuracy, improved classification reproducibility, reduced resource overhead, refocus of staff on troubleshooting and analysis, and reduced test wafer usage by utilizing product wafers. The most fundamental step in the design of an effective ADC system is in the translation of human experience and process knowledge into machine hardware and algorithms. For ADC, the key is developing image analysis algorithms that can be integrated or retrofit to existing defect detection/review tools. Ideally, ADC would be able to deal with both monochrome and color images from common imaging techniques used on defect detection and review tools

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop. 1994 IEEE/SEMI

Date of Conference:

14-16 Nov 1994