By Topic

Production implementation of a practical WLR program [wafer level reliability]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Garrard, S. ; Nat. Semicond. Corp., South Portland, ME, USA

Wafer Level Reliability (WLR) programs have been active in many semiconductor companies since the mid 1980's. Test structures are designed to accelerate known reliability failure mechanisms (similar to ET structures for parametric testing). Large samples of these test structures are packaged and tested to determine reliability failure rates. These WLR programs typically focus on electromigration (EM), hot carrier, and TDDB testing of packaged parts. National Semiconductor has developed and implemented a WLR program which differs from the traditional approach. Wafer manufacturing personnel need to know which people, equipment, or process variables need to be better controlled to prevent reliability problems in the field. They also need faster feedback. Our WLR program looked at these issues and designed a more practical approach to eliminating fab-related reliability problems. Wafers, not packaged parts, are tested in-line and at the end of line (before sort test) to provide near-real-time feedback. We identified our top ten reliability failure mechanisms of concern based on past field failure rates and reliability monitors. WLR test structures and test methods were then designed to measure the effect of wafer fab process variability on reliability risk. Designed experiments were used extensively to correlate fab process monitors, WLR test results, and reliability test results

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop. 1994 IEEE/SEMI

Date of Conference:

14-16 Nov 1994