By Topic

Methodologies for supplier partnership and manufacturing implementation of continuous improvement projects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tripathi, S. ; Technol. & Manuf. Group, Intel Corp., Santa Clara, CA, USA ; Moghadam, F.

With competition dictating early reduction in product prices, profits can only be enhanced by reducing manufacturing costs as quickly as possibly. This makes it imperative to implement all improvement projects into the manufacturing line with minimal delays. This paper describes how to manage the development and transfer of a new process/hardware set, while ensuring minimum impact to fab output, and while both development and manufacturing fabs are in the middle of an aggressive ramp. Incorporation of unit processes developed at vendor sites into semiconductor manufacturers has always been difficult. Process replication, parts availability, quality and delivery schedules, insufficient documentation and training, are just a few. We describe how we developed the partnership with our supplier to develop a sturdy process/hardware kit. Extensive beta-tests were first performed at the supplier site. Numerous process problems encountered during the beta-site at Intel were resolved with close interaction with the supplier. The development, manufacturing site and supplier worked jointly to proactively eliminate previous problems. The supplier implemented audits and process control of their suppliers' processes, provided an experienced team to travel to both Santa Clara and Ireland for hardware start-up and trained Intel technicians. The improvements reduced the cost of ownership at a unit process by 60% due to an increased throughput of 18%, a 2× defect reduction and a 4× increase in the wafers that can be processed between PMs

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop. 1994 IEEE/SEMI

Date of Conference:

14-16 Nov 1994