By Topic

Novel 3D memory-centric NoC architecture for transaction-based SoC applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wassal, A.G. ; Nanoelectron. Integrated Syst. Center (NISC), Nile Univ., Egypt ; Sarhan, H.H. ; ElSherief, A.

Large and complex system-on-chip devices consisting of many processor cores, accelerators, DSP functions and many other processing and memory elements are becoming common in the semiconductor industry nowadays. To communicate, these processing and memory elements need to have a network-on-chip (NoC) that is scalable enough to support large number of elements and large bandwidth among other requirements. This paper evaluates the performance of the 2D memory-centric NoC architecture from throughput and latency perspective versus the Mesh topology. We also propose a memory-centric architecture that takes advantage of developments in 3D integration technologies. The advantages of 3D memory-centric NoCs from physical design, performance and manufacturing points of view are discussed. The proposed architecture is based on a shared-memory pool that is suitable for transaction-based applications. Also, as the crossbar is a critical component in the memory-shared NoC, special 3D crossbar architecture has been proposed.

Published in:

Electronics, Communications and Photonics Conference (SIECPC), 2011 Saudi International

Date of Conference:

24-26 April 2011