Cart (Loading....) | Create Account
Close category search window
 

A two-level cosimulation environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Fornaciari, W. ; Politecnico di Milano, Italy ; Sciuto, D. ; Salice, F.

Hardware/software codesign seeks to integrate system level, hardware, and software design. Ideally, we would like tools that allow rapid evaluation of design decisions and a full exploration of the design space. Available tools are often too slow and concentrate on the low level cosimulation of hardware and software parts, after the design has been partitioned. We are attempting to remedy these problems with Tosca (Tools for System Codesign Automation), a hardware/software codesign environment. Targeted at single chip implementations consisting of a CPU core cell and dedicated hardware, Tosca performs a high level cosimulation for what-if analyses before hardware/software cosynthesis. After cosynthesis, Tosca generates simulatable software to be run on a retargetable instruction level model of the CPU. The software and hardware bound parts are then cosimulated using a commercial VHDL simulator. The performance of the low level cosimulation strategy and the high level simulator is remarkable. Low level cosimulation performance is about that of dedicated CPU software emulators-7200 pseudo assembly instructions per second. High level cosimulation is three times faster than the low level cosimulation. Both simulators allow functional debugging by interfacing to a commercial waveform visualizer (Mentor Graphics SimView). Engineers have used Tosca to redesign a commercial link controller

Published in:

Computer  (Volume:30 ,  Issue: 6 )

Date of Publication:

Jun 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.