By Topic

Hardware architecture for advanced image processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Grabowski, K. ; Dept. of Microelectron. & Comput. Sci., Tech. Univ. of Lodz, Lodz, Poland ; Napieralski, Andrzej

The computation speed offered by nowadays embedded systems allows combining advanced signal processing and data acquisition in dedicated architectures optimized for given applications. Such architectures can be used for 2D/3D signal analysis and reconstruction in such broad areas as: medical signal processing - tomography object reconstruction (USG, PET, CT, OCT, etc.), biomedical image analysis - automated object segmentation and diagnostic support, biometry - pattern recognition, etc. The technological advances in the scale of integration of integrated circuits as well as image acquisition and processing systems have played a major part in this trend. In particular, for medical image analysis common problems are content segmentation, analysis of selected objects, pattern estimation and storage. In the paper general architecture for advanced image processing is presented which can be adapted to specific needs, depending on intended use. This article describes a system for analysis of biometric data developed as part of the work conducted by the authors on the complete biometric identification system. Thus, the article focuses mostly on the biometrical iris identification system (1:N), chosen as an example well suited to the validation of the developed system. Several issues concerning efficient data processing using Field Programmable Arrays and Digital Signal Processors are presented on the basis of the described architecture. Algorithms computed on a desktop computer were adapted to this specialized, hardware-oriented architecture composed of Digital Signal Processors (DSPs) and Field Programmable Gate Arrays (FPGA). Obtained results are presented and the developed system is compared with some commercially-available solutions for iris recognition.

Published in:

Nuclear Science Symposium Conference Record (NSS/MIC), 2010 IEEE

Date of Conference:

Oct. 30 2010-Nov. 6 2010