By Topic

Margins and yield in superconducting circuits with gain

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
E. Terzioglu ; Edward L. Ginzton Lab., Stanford Univ., CA, USA ; M. R. Beasley

We analyze the relationship between current gain and circuit critical current margins in prototype vortex flow transistor (VFT) circuits. We give a brief review of the relationship between process spread, circuit margins, and yield. We note that modest increases in gain could dramatically improve yield. In some of the circuits previously proposed, however, there is a limit to the gain that can be used if proper operation is to be ensured. We introduce alternative approaches to superconducting digital logic families that overcome this limitation in useful gain.

Published in:

IEEE Transactions on Applied Superconductivity  (Volume:7 ,  Issue: 1 )