By Topic

CSD filter design for VLSI implementation of GA-VSB receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Myeong-Hwan Lee ; Signal Process. Lab., Samsung Electron. Co., Suwon, South Korea

We present several filters for the Grand Alliance (GA) vestigial sideband (VSB) receiver. Especially, we design the digital filters for the digital frequency and phase lock loop (DFPLL), which can be easily integrated in a single VLSI chip, with limited bit length coefficients using canonic signed digit (CSD) code and evaluate the performance of the designed filters by comparing the frequency characteristics with the real coefficient filters. The CSD code conversion is a class of quantization in which the filter coefficients are quantized. A filter represented by a CSD code is called the CSD filter. The quantized coefficients which are restricted to the set of representable numbers by and digit CSD code with 2 nonzero digit (L=2, M=7) are considered. In spite of the simplified hardware (H/W) structure for implementation, it is shown that the CSD filters attain little difference compare to the case of real filters using real coefficients. When we select SEC STD60, the ASIC implementation of filters for the DFPLL using CSD filters requires about 30~35 K gates

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:43 ,  Issue: 2 )