By Topic

A CMOS codec chip for a cost effective Group 4 Fax system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Seok Ho Seo ; Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol., South Korea ; Hong June Park ; Ki Sang Hong ; Jae Ho Kim
more authors

A CMOS codes chip for image coding and decoding of a Group 4 Fax system was designed, fabricated and tested. The fabricated codec chip operates in a parallel pipelined scheme to enhance the throughput and shares a single SRAM chip as a buffer memory with other image processing modules to reduce the system cost. The architecture and the size of coding and decoding LUTs (look up tables) were optimized for the internal 16 bit DSP core used in the codec chip. A new algorithm for changing pel (picture element) detection without duplicate data readings from the external buffer memory was adopted to enhance the system speed

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:43 ,  Issue: 2 )