Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

Implementation of a charge-based neural Euclidean classifier for a 3-bit flash analog-to-digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Onat, B.M. ; Dept. of Electr. Comput. & Syst. Eng., Boston Univ., MA, USA ; McNeill, J.A. ; Cilingiroglu, U.

This paper describes the implementation of a Euclidean squared classifier with a charge based synaptic matrix and discriminator, based on a previously implemented Hamming classifier. The discriminator circuit is a generalized n-port version of the two-port differential charge-sensing amplifier that is conventionally used in DRAM's for bitline sensing. Both the quantifier and discriminator are implemented by charge based techniques, granting the simultaneous availability of high integration density, low power consumption, and high speed. The analog-to-digital (A/D) implementation was chosen to illustrate the network's classification characteristics, since A/D conversion can be interpreted as classifying an input in terms of A/D quantization levels. A detailed analysis of the classifier configuration is presented. Design issues are addressed at both the system and circuit levels, and some limitations are identified. Both simulation results and measurements of the implemented chip are presented to confirm the theoretical analysis. The circuit occupies an area of 500 μm×250 μm, operates with a single 5 V power supply, and consumes less than 1 mW of static power

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:46 ,  Issue: 3 )