Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A 2 mA/3 V 71 MHz IF amplifier in 0.4 /spl mu/m CMOS programmable over 80 dB range

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Piazza, F. ; Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland ; Orsatti, P. ; Qiuting Huang ; Miyakawa, H.

Passive filters account for a significant part of the cost in component price and space, in a wireless telephone handset. To reduce the number of passive filters, recent highly integrated transceiver ICs tend to use single-conversion superhet architecture. The majority of the system gain in those transceivers are realized either at the IF frequency or at baseband. The baseband approach has the advantage of lower power consumption. A high gain IF amplifier, on the other hand, prevents offset and flicker noise from significantly degrading the signal. This IF amplifier is programmable from -20 dB to 60 dB in 2 dB steps. The amplifier is part of a CMOS RF transceiver IC. One of the challenges for this design is high gain at relatively high frequency, with associated stability problems. For the GSM handset, low power is a strong requirement. CMOS implementation involves additional design considerations. To minimize power consumption, the IF amplifier is realized as a chain of three amplifiers of the same configuration, so each amplifier's unity gain bandwidth is limited to around 700 MHz. The amplifier, with gain-programming logic, is fabricated in a 0.4 /spl mu/m CMOS process.

Published in:

Solid-State Circuits Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International

Date of Conference:

8-8 Feb. 1997