Cart (Loading....) | Create Account
Close category search window
 

A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Feng Chen ; Circuit Technol. Lab., Texas Instrum. Inc., Dallas, TX, USA ; Bosco Leung

The design of a passive sigma-delta modulator without using operational amplifiers is presented. Issues of its application to IF digitization with subsampling scheme are discussed. In addition, a switch-only gain-boost network is proposed to achieve a dc voltage gain in a passive way. The prototype chip of a second-order passive sigma-delta modulator was fabricated in a 1.2-μm CMOS process. Testing results showed that with a 10-MHz IF input (bandwidth of 20 kHz), the modulator achieved a 13-b resolution at 0.25 mW with a 3.3 V power supply. Good performance was also measured with a baseband input

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:32 ,  Issue: 6 )

Date of Publication:

Jun 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.