By Topic

An efficient digital FIR filter design for 64 QAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chorevas, A. ; Dept. of Phys., Athens Univ., Greece ; Reisis, D. ; Metaxakis, E.

Digital FIR filters show an efficient performance/area ratio only when operating at input/output rates of less than 6 M samples/sec with limited accuracy and limited number of stages (taps). This work presents FIR computation techniques that lead to efficient implementations with respect to area, accuracy and speed of calculations. These techniques utilise parallelism and pipelining both in word and bit level to achieve high speed, expandability with respect to the number of stages and low cost solutions for incrementing accuracy. Further, it presents realisations of these implementation techniques using FPGAs. These can be placed between the mapper and the sin/cos-generator in a 64-QAM modulator working at rates of 240 Mbits/sec

Published in:

Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International Conference on  (Volume:2 )

Date of Conference:

13-16 Oct 1996