By Topic

CMOS building block for smart-power integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
dos Reis Filho, C.A. ; Fac. de Engenharia Electr., UNICAMP, Campinas, Brazil ; Santiago, A.S.

This paper describes an integrated circuit, which is suitable for use as a building block in the design of smart-power integrated circuits. The circuit comprises a logic unit and an analog section that includes zero-crossing detector, two linear-ramp generators and two voltage comparators. It produces several control pulses within the period of a sinewave input signal, allowing its use in a wide range of power-control circuits. Prototypes were implemented in 1.2 μm n-well CMOS technology. Experimental results from measured samples are presented

Published in:

Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International Conference on  (Volume:2 )

Date of Conference:

13-16 Oct 1996