By Topic

Systolic array prototyping using the Ptolemy environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kaskalis, T.H. ; Dept. of Inf., Macedonia Univ., Thessaloniki, Greece ; Margaritis, K.G.

In this paper we present an example of how the Ptolemy environment can be used constructively to implement and simulate systolic algorithms and architectures. Through graphical means, the user can easily obtain systolic circuit prototypes in a level high enough to be comprehensive and, at the same time, low enough to present the design complexity of a potential implementation. Moreover, the ability to simulate the functioning of the circuit ensures the correctness of a systolic algorithm. A brief introduction to the Ptolemy environment is given and a step by step creation of two typical systolic array designs is then described. A hierarchical design method is followed and details are given about the correct reflection of the synchronous nature of systolic circuits on typical dataflow executions

Published in:

Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International Conference on  (Volume:2 )

Date of Conference:

13-16 Oct 1996