By Topic

CMOS tapered buffer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Li, N.C. ; Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA ; Haviland, G.L. ; Tuszynski, A.A.

Jaeger's buffer comprises a string of tapered inverters. Each inverter is molded by a capacitor and a conductor. In this work, the capacitor is split into inherent and load components (Cx and Cy), and it is shown that the value of the optimal taper depends on the Cx/Cy ratio: the best taper exceeds Jaeger's 2.72 slope, but only moderately

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:25 ,  Issue: 4 )