By Topic

The architecture of massively parallel processor CP-PACS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Boku, T. ; Inst. of Inf. Sci. & Electron., Tsukuba Univ., Ibaraki, Japan ; Nakamura, H. ; Nakazawa, K. ; Iwasaki, Y.

CP-PACS (Computational Physics by Parallel Array Computer System) is a massively parallel processor with 2048 processing units, built at the Center for Computational Physics, University of Tsukuba, Japan. The node processor of CP-PACS is a RISC microprocessor enhanced by pseudo vector processing, which can realize high performance vector processing. The interconnection network is the 3 dimensional Hyper-Crossbar Network, which has high flexibility and embeddability for various network topologies and communication patterns. The theoretical peak performance of the whole system is 614.4 GFLOPS. We present an overview of the CP-PACS architecture and several special architectural characteristics of it. A performance evaluation on the parallel LINPACK benchmark is also shown

Published in:

Parallel Algorithms/Architecture Synthesis, 1997. Proceedings., Second Aizu International Symposium

Date of Conference:

17-21 Mar 1997