By Topic

Matrix and vector multiplications using a 21/2-dimensional systolic array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Lam, S.P.S. ; East Anglia Univ., Norwich, UK

A pseudo-three-dimensional network, called a 21/2-dimensional systolic array, to compute matrix-vector and matrix-matrix multiplications is introduced. The new architecture achieves twice the throughput rate as that of the conventional systolic arrays with the same number of processing elements. This new approach provides a practical means for the implementation using current integration technology.

Published in:

Electronics Letters  (Volume:26 ,  Issue: 18 )