By Topic

Decompositional logic synthesis approach for look up table FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Volf, F.A.M. ; Eindhoven Univ. of Technol., Netherlands ; Jozwiak, L.

In this paper, a technology driven logic synthesis approach for look up table FPGAs is presented. Decomposition and bottom-up construction are the key concepts of this approach. By using functionally complete compact modeling with set systems, technology mapping is trivial. The method offers correctness by construction and easy post-synthesis verification and uses a multiple criteria search algorithm for constructing near optimal solutions

Published in:

ASIC Conference and Exhibit, 1995., Proceedings of the Eighth Annual IEEE International

Date of Conference:

18-22 Sep 1995