Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

An error correction-free 10-bit 5 MHz CMOS embedded subranging A/D converter with novel bisection MSB comparators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pochin Hsu ; Electron. Res. & Service Organ., Ind. Technol. Res. Inst., Hsinchu, Taiwan ; Tien-Yu Wu ; Chung-Yu Wu, Ph.D.

This paper describes a novel embedded subranging type 10-bit 5 MHz CMOS error correction free analog-to-digital converter (ADC). The new structure solves the problem that the number of comparators in the fine ADC is increased as the number of bits is increased. The power dissipation of the comparator is explored and an innovative bisection MSB comparator is designed to further reduce power consumption and chip area of the new ADC. According to the simulation results, the new ADC can achieve 10-bit resolution and 2 MHz input bandwidth at a sampling rate of 5 MHz using 5 V 0.8 um CMOS process. The active die size is 1.4×2.2 mm2 and the power dissipation is 175 mW at 5 V

Published in:

ASIC Conference and Exhibit, 1995., Proceedings of the Eighth Annual IEEE International

Date of Conference:

18-22 Sep 1995