By Topic

Harmonic distortion due to output conductance in SI cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Martins, J. ; IST/INESC, Lisbon, Portugal ; Dias, V.

A closed-form equation for the effect of the output conductance on the harmonic distortion in switched-current basic memory cells is presented here. The authors show that in memory cells with short channel transistors, the variation of the output conductance can generate high levels of harmonic distortion (-51 dB for L=2 μm using a 1.2 μm CMOS technology); however a suitable relation of transistor lengths can lead to very low distortion levels. The results are confirmed both by simulation and measurements on an IC prototype

Published in:

Electronics Letters  (Volume:33 ,  Issue: 2 )