Cart (Loading....) | Create Account
Close category search window

Dependable SRAM with enhanced read-/write-margins by fine-grained assist bias control for low-voltage operation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Nii, K. ; Renesas Electron. Corp., Tokoyo, Japan ; Yabuuchi, M. ; Fujiwara, H. ; Nakano, H.
more authors

We present a fine-grained assist bias control technique for enhancing read-/write-margins of embedded SRAM in deep-submicron SoC. This technique controls the individual assist bias for finely segmented rows and columns of a cell array with small area overheads. We design and fabricate prototype micro-controller test chips with 1 Mb SRAM using 90-nm low-standby-power CMOS technology. The evaluation results demonstrate that Vmin achieves 0.64 V, which is a 21% improvement compared to the conventionally used technique.

Published in:

SOC Conference (SOCC), 2010 IEEE International

Date of Conference:

27-29 Sept. 2010

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.