By Topic

High speed recursion-free CORDIC architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Shakeel S. Abdulla ; Department of Electrical and Computer Engineering, University of Texas, Austin, 78712, USA ; Haewoon Nam ; Earl E. Swartzlander ; Jacob A. Abraham

This paper proposes a novel unrolled CORDIC (Co-Ordinate Rotation DIgital Computer) architecture based on parallel operations of a series of micro-rotation stages in the conventional CORDIC. To improve the speed and lower the energy consumption, a Wallace tree reduction is used for the summation of the computed parallel terms. For a large number of micro-rotation stages, a first order approximation is used to reduce the complexity while maintaining the output data accuracy. The circuit has been implemented using a 65 nm process. The results show a speed improvement of 20% and an energy-delay reduction of 27% with a minimal expense of 5% increase in the circuit area relative to a conventional CORDIC architecture.

Published in:

23rd IEEE International SOC Conference

Date of Conference:

27-29 Sept. 2010