By Topic

A 65nm CMOS ultra low power and low noise 131M front-end transimpedance amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jiaping Hu ; Department of Electrical and Computer Engineering, Northeastern University, Boston, Massachusetts, USA ; Yong-Bin Kim ; Joseph Ayers

In this paper, the design, implementation and simulation of a high-transimpedance gain, ultra low-power dissipation and low-noise CMOS front-end transimpedance amplifier (TIA) is presented. For interfacing with bio-sensor array and analog neuron circuit, an improved capacitive-feedback TIA topology is adopted with active load to obtain a 131 M gain, 1.45 MHz bandwidth, 90.8fA/rt(Hz) input-referred current noise at the sampling frequency, less than 1° phase response at the sampling frequency, and 520 mV peak-to-peak output swing. The proposed circuit dissipates less than 30 μW with 0.8 V supply voltage, and the circuit is implemented in 65 nm CMOS Predictive Technology Model.

Published in:

23rd IEEE International SOC Conference

Date of Conference:

27-29 Sept. 2010