By Topic

On clustering of undetectable transition faults in standard-scan circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Irith Pomeranz ; School of Electrical & Computer Eng., Purdue University, W. Lafayette, IN 47907, U.S.A.

Transition faults are used for modeling delay defects. A comparison between transition faults and single stuck-at faults indicates that many more transition faults than single stuck-at faults in standard-scan circuits are undetectable. Furthermore, this paper shows that undetectable transition faults in benchmark circuits appear in larger clusters than single stuck-at faults, where a cluster consists of several undetectable faults that are included in the same connected subcircuit. This implies that test sets for transition faults do not cover delay defects uniformly across the circuit. The paper studies the clustering of undetectable transition faults in standard-scan benchmark circuits by considering exhaustive as well as deterministic test sets. It defines double transition faults that provide targets for improving the coverage of subcircuits with undetectable transition faults, and presents the results of test generation.

Published in:

29th VLSI Test Symposium

Date of Conference:

1-5 May 2011